 | This article relies largely or entirely on a single source. (February 2025) |
 | This article includes a list of general references, but it lacks sufficient corresponding inline citations. (February 2025) |
Physical verification is a process whereby an integrated circuit layout (IC layout) design is verified via EDA software tools to ensure correct electrical and logical functionality and manufacturability. Verification involves design rule check (DRC), layout versus schematic (LVS), XOR (exclusive OR), antenna checks and electrical rule check (ERC).[1]
- ^ A. Kahng, et al.: VLSI Physical Design: From Graph Partitioning to Timing Closure, ISBN 978-3-030-96414-6, doi:10.1007/978-3-030-96415-3, p. 9.
© MMXXIII Rich X Search. We shall prevail. All rights reserved. Rich X Search