POWER6

This article's use of external links may not follow Wikipedia's policies or guidelines. Please improve this article by removing excessive or inappropriate external links, and converting useful links where appropriate into footnote references. (September 2017) (Learn how and when to remove this message)

POWER6

Power6 CPU
General information
Launched	2007
Designed by	IBM
Performance
Max. CPU clock rate	3.6 GHz to 5.0 GHz
Cache
L1 cache	64+64 KB/core
L2 cache	4 MB/core
L3 cache	32 MB/chip (off-chip)
Architecture and classification
Technology node	65 nm
Instruction set	Power ISA (Power ISA v.2.05)
Physical specifications
Cores	2
History
Predecessor	POWER5
Successor	POWER7

The POWER6 is a microprocessor developed by IBM that implemented the Power ISA v.2.05. When it became available in systems in 2007, it succeeded the POWER5+ as IBM's flagship Power microprocessor. It is claimed to be part of the eCLipz project, said to have a goal of converging IBM's server hardware where practical (hence "ipz" in the acronym: iSeries, pSeries, and zSeries).^[1]